Some of the material in is restricted to members of the community. By logging in, you may be able to gain additional access to certain collections or items. If you have questions about access or logging in, please use the form on the Contact Page.
Brunell, V. J. (2017). Dependency Collapsing in Instruction-Level Parallel Architectures. Retrieved from http://purl.flvc.org/fsu/fd/FSU_SUMMER2017_Brunell_fsu_0071N_14109
Processors that employ instruction fusion can improve performance and energy usage beyond traditional processors by collapsing and simultaneously executing dependent instruction chains on the critical path. This paper describes compiler mechanisms that can facilitate and guide instruction fusion in processors built to execute fused instructions. The compiler support discussed in this paper includes compiler annotations to guide fusion, exploring multiple new fusion configurations, and developing scheduling algorithms that effectively select and order fusible instructions. The benefits of providing compiler support for dependent instruction fusion include statically detecting fusible instruction chains without the need for hardware dynamic detection support and improved performance by increasing available parallelism.
A Thesis submitted to the Department of Computer Science in partial fulfillment of the requirements for the degree of Master of Science.
Bibliography Note
Includes bibliographical references.
Advisory Committee
David Whalley, Professor Directing Thesis; Gary Tyson, Committee Member; Xin Yuan, Committee Member.
Publisher
Florida State University
Identifier
FSU_SUMMER2017_Brunell_fsu_0071N_14109
Brunell, V. J. (2017). Dependency Collapsing in Instruction-Level Parallel Architectures. Retrieved from http://purl.flvc.org/fsu/fd/FSU_SUMMER2017_Brunell_fsu_0071N_14109